Talk:VHDL for FPGA Design/4-Bit BCD Counter with Clock Enable

bad example -> it uses synopsys ieee.std_arith and not ieee.numeric_std